Reconfigurable Active Drive: An FPGA Accelerated Storage Architecture for Data-Intensive Applications

نویسندگان

  • Teng Li
  • Miaoqing Huang
  • Tarek El-Ghazawi
  • H. Howie Huang
چکیده

This paper presents an FPGA-based Solid State Drive (SSD) architecture for data-intensive applications called Reconfigurable Active Drive (RAD). In the RAD architecture, an FPGA utilizes parallel data transfer of flash memory to improve the data throughput for streaming applications. The storage architecture is designed to match the I/O bandwidth of the FPGA and is capable of fully parallelizing data access and data processing. RAD is modelled and evaluated using an SSD simulator with applications implemented on FPGAs. Compared with reconfigurable computing (RC) and pure software (SW) approaches, RAD achieves up to 159 × and 541 × speedups respectively in terms of the end-to-end throughput.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

مدل عملکردی تحلیلی FPGA برای پردازش با قابلیت پیکربندی مجدد

Optimizing FPGA architectures is one of the key challenges in digital design flow. Traditionally, FPGA designers make use of CAD tools for evaluating architectures in terms of the area, delay and power. Recently, analytical methods have been proposed to optimize the architectures faster and easier. A complete analytical power, area and delay model have received little attention to date. In addi...

متن کامل

SmartCell: A Coarse-Grained Reconfigurable Architecture for High Performance and Low Power Embedded Computing

This paper describes a novel coarse-grained reconfigurable architecture, namely SmartCell, targeted for high data throughput and computationally intensive applications. By integrating a large number of computational units with reconfigurable interconnection fabrics, SmartCell is able to provide stream processing capacity to achieve both performance and power efficiency. The preliminary results ...

متن کامل

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers

The combination of traditional microprocessors and Field Programmable Gate Arrays (FPGAs) is developing as a future platform for intensive computational computing, combining the best aspects of traditional microprocessor front-end development with the reconfigurability of FPGAs for computation-intensive problems. Several prototype PC-FPGA machines have demonstrated significant speedups compared...

متن کامل

Implementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey

Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand. Although, lots of compressiontechniques are available, but the technique which is faster, memory efficient and simple, surely...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009